

I CLAIM

1. Apparatus for processing data, said apparatus comprising:

5 a processor operable to perform data processing operations, said processor being operable to generate a performance control signal indicative of a desired data processing performance level of said processor; and

10 at least one further circuit responsive to said performance control signal to operate so as to support said desired data processing performance level of said processor; wherein

15 while responding to a change in performance control signal corresponding to a change from a first desired data processing performance level to a second desired data processing performance level, said at least one further circuit is operable to support data processing at at least one intermediate data processing performance level and said processor temporarily operates at said at least one intermediate data processing performance level during said change.

2. Apparatus as claimed in claim 1, wherein said one or more further circuits include a voltage controller operable to generate a power signal for said processor at a 20 plurality of different voltage levels.

3. Apparatus as claimed in claim 1, wherein said one or more further circuits include a clock generator operable to generate a clock signal with a selectable clock frequency.

25

4. Apparatus as claimed in claim 2, wherein, in response to an increase in desired data processing performance level, said clock generator increases clock signal frequency to an intermediate clock signal frequency when said voltage controller is generating a power signal with a voltage level sufficient to support said intermediate 30 clock signal frequency.

5. Apparatus as claimed in claim 1, wherein one or more priority signals serve to trigger said further circuit change to support a predetermined data processing performance level independently of said performance control signal.

6. A method of processing data, said method comprising the steps of:
 - performing data processing operations with a processor, said processor being operable to generate a performance control signal indicative of a desired data processing performance level of said processor; and
 - in response to said performance control signal, operating one or more further circuits so as to support said desired data processing performance level of said processor; wherein
 - while responding to a change in performance control signal corresponding to a change from a first desired data processing performance level to a second desired data processing performance level, said one or more further circuits are operable to support data processing at at least one intermediate data processing performance level and said processor temporarily operates at said at least one intermediate data processing performance level during said change.
- 15
7. A method as claimed in claim 6, wherein said one or more further circuits include a voltage controller operable to generate a power signal for said processor at a plurality of different voltage levels.
- 20
8. A method as claimed in claim 6, wherein said one or more further circuits include a clock generator operable to generate a clock signal with a selectable clock frequency.
- 25
9. A method as claimed in claim 7, wherein, in response to an increase in desired data processing performance level, said clock generator increases clock signal frequency to an intermediate clock signal frequency when said voltage controller is generating a power signal with a voltage level sufficient to support said intermediate clock signal frequency.
- 30
10. A method as claimed in claims 6, wherein one or more priority signals serve to trigger said further circuit change to support a predetermined data processing performance level independently of said performance control signal.